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1. General  description
The HEF4541B is a programmable timer which consists of a 16-stage binary counter, an 
integrated oscillator to be used with external timing components, an automatic power-on 
reset and output control logic. The frequency of the oscillator is determined by the external 
components RTC and CTC within the frequency range 1 Hz to 100 kHz. This oscillator may 
be replaced by an external clock signal at input RS, the timer advances on the 
positive-going transition of RS. A LOW on the auto reset input (AR) and a LOW on the 
master reset input (MR) enables the internal power-on reset. A HIGH level at input MR 
resets the counter independent on all other inputs. Resetting disables the oscillator to 
provide no active power dissipation.
A HIGH at input AR turns off the power-on reset to provide a low quiescent power 
dissipation of the timer. The 16-stage counter divides the oscillator frequency by 28, 210, 
213 or 216 depending on the state of the address inputs (A0, A1). The divided oscillator 
frequency is available at output O. The phase input (PH) features a complementary output 
signal. When the mode select input (MODE) is LOW the timer is a single transition timer 
and when HIGH the timer is a 2n frequency divider.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS 
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2.  Features and benefits
 Fully static operation
 5 V, 10 V, and 15 V parametric ratings
 Standardized symmetrical output characteristics
 Operates across the automotive temperature range −40 °C to +85 °C
 Complies with JEDEC standard JESD 13-B
3. Ordering  information
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Table 1. Ordering information
All types operate from −40 °C to +85 °C.
Type number Package 
Name Description Version
HEF4541BP DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1
HEF4541BT SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1HEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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4. Functional  diagram
 
 
Fig 1. Functional diagram
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Fig 2. Logic diagram
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5. Pinning  information
5.1 Pinning
 
5.2 Pin description
 
Fig 3. Pin configuration
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Table 2. Pin description
Symbol Pin Description
RTC 1 external resistor connection
CTC 2 external capacitor connection
RS 3 external resistor connection (RS) or external clock input
nc 4, 11 not connected
AR 5 auto reset input (active low)
MR 6 master reset input
VSS 7 ground (0 V)
O 8 timer output
PH 9 phase input
MODE 10 mode select input
A0, A1 12, 13 address inputs
VDD 14 supply voltageHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.
[2] For correct power-on reset, the supply voltage should be above 8.5 V. For VDD < 8.5 V, disable the autoreset and connect AR to VDD.
[3] The timer is initialized on a reset pulse and the output changes state after 2n-1 counts and remains in that state (latched). Reset of this 
latch is obtained by master reset or by a LOW to HIGH transition on the MODE input.
 
7. Limiting  values
 
[1] For DIP14 package: Ptot derates linearly with 12 mW/K above 70 °C.
[2] For SO14 package: Ptot derates linearly with 8 mW/K above 70 °C.
Table 3. Function table[1]
Input MODE
AR MR PH MODE
HLXXauto reset disabled
LLXXauto reset enabled[2]
XHXXmaster reset active
XLXHnormal operation selected division to output
XLXLsingle-cycle mode[3]
XLLXoutput initially LOW after reset
XLHXoutput initially HIGH, after reset
Table 4. Frequency selection table
A0 A1 Number of counter stages n
LL1 3 8 1 9 2
L H 10 1024
H L 8 256
HH1 6 6 5 5 3 6
fOSC
fO
---------- 2n =
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD supply voltage −0.5 +18 V
IIK input clamping current VI < −0.5 V or VI >V DD + 0.5 V - ±10 mA
VI input voltage −0.5 VDD + 0.5 V
IOK output clamping current VO < −0.5 V or VO >V DD + 0.5 V - ±10 mA
II/O input/output current O output - ±10 mA
Tstg storage temperature −65 +150 °C
Tamb ambient temperature −40 +85 °C
Ptot total power dissipation Tamb = −40 °C to +85 °C
DIP14 package [1] -7 5 0 m W
SO14 package [2] -5 0 0 m W
P power dissipation - 100 mWHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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8.  Recommended operating conditions
 
9. Static  characteristics
 
Table 6. Recommended operating conditions
Symbol Parameter Conditions Min Max Unit
VDD supply voltage 3 15 V
VI input voltage 0 VDD V
Tamb ambient temperature in free air −40 +85 °C
Δt/ΔV input transition rise and fall rate VDD = 5 V  - 3.75 μs/V
VDD = 10 V  - 0.5 μs/V
VDD = 15 V  - 0.08 μs/V
Table 7. Static characteristics
VSS = 0 V; VI = VSS or VDD; unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = −40 °C Tamb = 25 °C Tamb = 85 °C Unit
Min Max Min Max Min Max
VIH HIGH-level 
input voltage
|IO| <1   μA 5 V 3.5 - 3.5 - 3.5 - V
10 V 7.0 - 7.0 - 7.0 - V
15 V 11.0 - 11.0 - 11.0 - V
VIL LOW-level 
input voltage
|IO| <1   μA 5 V - 1.5 - 1.5 - 1.5 V
10 V - 3.0 - 3.0 - 3.0 V
15 V - 4.0 - 4.0 - 4.0 V
VOH HIGH-level 
output voltage
|IO| <1   μA 5 V 4.95 - 4.95 - 4.95 - V
10 V 9.95 - 9.95 - 9.95 - V
15 V 14.95 - 14.95 - 14.95 - V
VOL LOW-level 
output voltage
|IO| <1   μA 5 V - 0.05 - 0.05 - 0.05 V
10 V - 0.05 - 0.05 - 0.05 V
15 V - 0.05 - 0.05 - 0.05 V
IOH HIGH-level 
output current
CTC, RTC;
VO = 2.5 V 5 V - −1.4 - −1.2 - −0.95 mA
VO = 4.6 V 5 V - −0.5 - −0.4 - −0.3 mA
VO = 9.5 V 10 V - −1.4 - −1.2 - −0.95 mA
VO = 13.5 V 15 V - −4.8 - −4.0 - −3.2 mA
O;
VO = 2.5 V 5 V - −1.7 - −1.4 - −1.1 mA
VO = 4.6 V 5 V - −0.64 - −0.5 - −0.36 mA
VO = 9.5 V 10 V - −1.6 - −1.3 - −0.9 mA
VO = 13.5 V 15 V - −4.2 - −3.4 - −2.4 mAHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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IOL LOW-level 
output current
CTC, RTC;
VO = 0.4 V 5 V 0.33 - 0.27 - 0.20 - mA
VO = 0.5 V 10 V 1.0 - 0.85 - 0.68 - mA
VO = 1.5 V 15 V 3.2 - 2.7 - 2.3 - mA
O;
VO = 0.4 V 5 V 0.64 - 0.5 - 0.36 - mA
VO = 0.5 V 10 V 1.6 - 1.3 - 0.9 - mA
VO = 1.5 V 15 V 4.2 - 3.2 - 2.4 - mA
II input leakage 
current
15 V - ±0.1 - ±0.1 - ±1.0 μA
IDD supply current IO = 0 A 5 V - 5 - 5 - 150 μA
10 V - 10 - 10 - 300 μA
15 V - 20 - 20 - 600 μA
CI input capacitance - - - - 7.5 - - pF
Table 7. Static characteristics …continued
VSS = 0 V; VI = VSS or VDD; unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = −40 °C Tamb = 25 °C Tamb = 85 °C Unit
Min Max Min Max Min Max
Table 8. Reset characteristics
VSS = 0 V; VI = VSS or VDD; see Table 12 for test conditions; unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = −40 °C Tamb = +25 °C Tamb = +85 °C Unit
Min Max Min Typ Max Min Max
IDD supply current supply current for 
power-on reset 
enable; 
AR = MR = 0 V; Other 
inputs at 0 V or VDD
5 V - 80 - 20 80 - 230 μA
10 V - 750 - 250 600 - 700 μA
15 V - 1.6 - 0.5 1.3 - 1.5 mA
VDD supply voltage supply voltage for 
automatic reset 
initialization; 
AR = MR = 0 V; Other 
inputs at 0 V or VDD
-- - 8 . 5 5 - - - VHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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10. Dynamic characteristics
 
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
[2] tpd is the same as tPHL and tPLH.
[3] tW is the same as tWL(min) and tWH(min).
Table 9. Dynamic characteristics
VSS = 0 V; Tamb = 25 °C unless otherwise specified. For test circuit, see Figure 5.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ[1] Max Unit
tpd propagation delay RS to O; 
28 selected; 
see Figure 4
5 V [2] 348 ns + (0.55 ns/pF)CL - 375 750 ns
10 V 139 ns + (0.23 ns/pF)CL - 150 300 ns
15 V 102 ns + (0.16 ns/pF)CL - 110 220 ns
RS to O; 
210 selected; 
see Figure 4
5 V 398 ns + (0.55 ns/pF)CL - 425 850 ns
10 V 154 ns + (0.23 ns/pF)CL - 165 330 ns
15 V 112 ns + (0.16 ns/pF)CL - 120 240 ns
RS to O; 
213 selected; 
see Figure 4
5 V 483 ns + (0.55 ns/pF)CL - 510 1020 ns
10 V 179 ns + (0.23 ns/pF)CL - 190 380 ns
15 V 127 ns + (0.16 ns/pF)CL - 135 270 ns
RS to O; 
216 selected; 
see Figure 4
5 V 548 ns + (0.55 ns/pF)CL - 575 1150 ns
10 V 199 ns + (0.23 ns/pF)CL - 210 420 ns
15 V 142 ns + (0.16 ns/pF)CL - 150 300 ns
tW pulse width RS LOW; 
MR HIGH; 
see Figure 4
5 V [3] 60 30 - ns
10 V 30 15 - ns
15 V 24 12 - ns
fclk(max) maximum clock 
frequency
RS; see Figure 4 5 V 8 16 - MHz
10 V 15 30 - MHz
15 V 18 36 - MHz
fosc oscillator frequency Rt = 5 kΩ; 
Ct =1n F ;  
RS =1 0k Ω; 
see Figure 6
5 V - 90 - kHz
10 V - 90 - kHz
15 V - 90 - kHz
Rt = 56 kΩ; 
Ct =1n F ;  
RS = 120 kΩ; 
see Figure 6
5 V - 8 - kHz
10 V - 8 - kHz
15 V - 8 - kHzHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
Product data sheet Rev. 4 — 25 June 2012  8 of 17
NXP Semiconductors HEF4541B
Programmable timer
 
[1] fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VDD = supply voltage in V; 
fosc = oscillator frequency in MHz; CTC = timing capacitance in pF.
11. Waveforms
 
 
Table 10.  Dynamic power dissipation
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf ≤ 20 ns; Tamb = 25 °C.
Symbol Parameter VDD Typical formula
Per package
PD dynamic power dissipation 5 V PD = 1300 × fi + (fo × CL × VDD
2) μW
10 V PD = 5300 × fi + (fo × CL × VDD
2) μW
15 V PD = 12000 × fi + (fo × CL × VDD
2) μW
Using the on-chip oscillator
PD(Tot) Total dynamic power dissipation 5 V PD = 1300 × fosc + foCLVDD
2 + 2CTCVDD
2 fosc + 10VDD μW
10 V PD = 5300 × fosc + foCLVDD
2 + 2CTCVDD
2 fosc + 100VDD μW
15 V PD = 12000 × fosc + foCLVDD
2 + 2CTCVDD
2 fosc + 400VDD μW
VOL and VOH are typical output voltage levels that occur with the output load.
Measurement are points given in Table 11, the test circuit in Figure 5 and the test data in Table 12
(1) 2n pulses as selected by address inputs (A0, A1).
Fig 4. Propagation delay clock (RS) to output (O), clock pulse width and maximum clock frequency
aaa-003391
RS input
VI
VSS
O output
VOH
VOL
MR input
VI
VSS
tWH(min)
VM
VM
1/fclk(max)
tWH(min)
tWL(min) tPLH tPHL
(1)
Table 11. Measurement points
Supply voltage Input  Output
VDD VM VM
5 V to 15 V 0.5VDD 0.5VDDHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Test data is given in Table 12.
Definitions for test circuit:
DUT - Device Under Test.
RL = Load resistance.
CL = load capacitance.
RT = Termination resistance should be equal to output impedance of Zo of the pulse generator.
Fig 5. Test circuit for measuring switching times
VDD
VI VO
001aag182
DUT
CL RT
G
Table 12. Test data
Supply Input Load
VDD VI tr, tf CL
5 V to 15 V VSS or VDD ≤ 20 ns 50 pFHEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Application information
RC oscillator timing component limitations
The oscillator frequency is mainly determined by RTCCTC, provided RTC << RS and 
RSC2 << RTCCTC. The function of RS is to minimize the influence of the forward voltage 
across the input protection diodes on the frequency. The stray capacitance C2 should be 
kept as small as possible. In consideration of accuracy, CTC must be larger than the 
inherent stray capacitance. RTC must be larger than the LOCMOS ‘ON’ resistance in 
series with it, which typically is 500 Ω at VDD = 5 V, 300 Ω at VDD = 10 V and 200 Ω at 
VDD =1 5V .
The recommended values for these components to maintain agreement with the typical 
oscillation formula are: CTC ≥ 100 pF, up to any typical value, 10 kΩ ≤ RTC ≤ 1 MΩ.
 
 
 
Typical formula for oscillator frequency:  .
Fig 6. External component connection for RC oscillator; RS ≈ RTC
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a. CTC curve at RTC = 56 kΩ; RS = 120 kΩ.b . R TC curve at CTC = 1 nF; RS = 2 RTC.
Fig 7. RC oscillator frequency as a function of RTC and CTC at VDD = 5 to 15 V; Tamb = 25 °C
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a.  RTC = 56 kΩ; CTC = 1 nF; RS = 0 Ω.b . R TC = 56 kΩ; CTC = 1 nF; RS = 120 kΩ.
Fig 8. Frequency deviation (Δf) as a function of ambient temperature
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13. Package outline
 
Fig 9. Package outline SOT27-1 (DIP14)
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DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1HEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 10. Package outline SOT108-1 (SO14)
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SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1HEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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14. Abbreviations
 
15. Revision history
 
Table 13. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 14. Revision history
Document ID Release date Data sheet status Change notice Supersedes
HEF4541B v.4 20120625 Product data sheet - HEF4541B_CNV v.3
Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines 
of NXP Semiconductors.
• Legal texts have been adapted to the new company name where appropriate.
• Section 2 “Features and benefits” added.
HEF4541B_CNV v.3 19950101 Product specification - HEF4541B_CNV v.2
HEF4541B_CNV v.2 19950101 Product specification - -HEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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16. Legal information
16.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
16.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
16.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. HEF4541B All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors HEF4541B
Programmable timer
© NXP B.V. 2012. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 25 June 2012
Document identifier: HEF4541B
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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